

**$\mu$ PD42S18165, 4218165**

**16 M-BIT DYNAMIC RAM  
1 M-WORD BY 16-BIT, EDO, BYTE READ/WRITE MODE**

**Description**

The  $\mu$ PD42S18165, 4218165 are 1,048,576 words by 16 bits CMOS dynamic RAMs with optional EDO.

EDO is a kind of the page mode and is useful for the read operation.

Besides, the  $\mu$ PD42S18165 can execute  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh.

The  $\mu$ PD42S18165, 4218165 are packaged in 50-pin plastic TSOP (II) and 42-pin plastic SOJ.

**Features**

- EDO (Hyper page mode)
- 1,048,576 words by 16 bits organization
- Single +5.0 V  $\pm$  10 % power supply
- Fast access and cycle time

Part number	Power consumption Active (MAX.)	Access time (MAX.)	R/W cycle time (MIN.)	EDO (Hyper page mode) cycle time (MIN.)
$\mu$ PD42S18165-50, 4218165-50	935 mW	50 ns	84 ns	20 ns
$\mu$ PD42S18165-60, 4218165-60	880 mW	60 ns	104 ns	25 ns
$\mu$ PD42S18165-70, 4218165-70	825 mW	70 ns	124 ns	30 ns

- The  $\mu$ PD42S18165 can execute  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh

Part number	Refresh cycle	Refresh	Power consumption at standby (MAX.)
$\mu$ PD42S18165	1,024 cycles/128 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before RAS refresh, RAS only refresh, Hidden refresh	1.4 mW (CMOS level input)
$\mu$ PD4218165	1,024 cycles/16 ms	$\overline{\text{CAS}}$ before RAS refresh, RAS only refresh, Hidden refresh	5.5 mW (CMOS level input)


The information in this document is subject to change without notice.

**Ordering Information**


Part number	Access time (MAX.)	Package	Refresh
$\mu$ PD42S18165G5-50-7JF	50 ns	50-pin plastic TSOP (II) (400 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh RAS only refresh Hidden refresh
$\mu$ PD42S18165G5-60-7JF	60 ns		
$\mu$ PD42S18165G5-70-7JF	70 ns		
$\mu$ PD42S18165LE-50	50 ns	42-pin plastic SOJ (400 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh RAS only refresh Hidden refresh
$\mu$ PD42S18165LE-60	60 ns		
$\mu$ PD42S18165LE-70	70 ns		
$\mu$ PD4218165G5-50-7JF	50 ns	50-pin plastic TSOP (II) (400 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh RAS only refresh Hidden refresh
$\mu$ PD4218165G5-60-7JF	60 ns		
$\mu$ PD4218165G5-70-7JF	70 ns		
$\mu$ PD4218165LE-50	50 ns	42-pin plastic SOJ (400 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh RAS only refresh Hidden refresh
$\mu$ PD4218165LE-60	60 ns		
$\mu$ PD4218165LE-70	70 ns		

## Pin Configurations (Marking Side)

50-pin Plastic TSOP (II) (400 mil)




42-pin Plastic SOJ (400 mil)



- A0 to A9 : Address Inputs
- I/O1 to I/O16 : Data Inputs/Outputs
- RAS : Row Address Strobe
- UCAS : Column Address Strobe (upper)
- LCAS : Column Address Strobe (lower)
- WE : Write Enable
- OE : Output Enable
- Vcc : Power Supply
- GND : Ground
- NC : No Connection

## Block Diagram



### Input/Output Pin Functions

The  $\mu$ PD42S18165, 4218165 have input pins  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ <sup>Note</sup>,  $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$ , A0 to A9 and input/output pins I/O1 to I/O16.

Pin name	Input/Output	Function
RAS (Row address strobe)	Input	$\overline{\text{RAS}}$ activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh
CAS (Column address strobe)		$\overline{\text{CAS}}$ activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.
A0 to A9 (Address inputs)		Address bus. Input total 20-bit of address signal, upper 10-bit and lower 10-bit in sequence (address multiplex method). Therefore, one word is selected from 1,048,576-word by 16-bit memory cell array. In actual operation, latch row address by specifying row address and activating $\overline{\text{RAS}}$ . Then, switch the address bus to column address and activate $\overline{\text{CAS}}$ . Each address is taken into the device when $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are activated. Therefore, the address input setup time ( $t_{ASR}$ , $t_{ASC}$ ) and hold time ( $t_{RAH}$ , $t_{CAH}$ ) are specified for the activation of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ .
WE (Write enable)		Write control signal. Write operation is executed by activating $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ .
OE (Output enable)		Read control signal. Read operation can be executed by activating $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ and $\overline{\text{OE}}$ . If $\overline{\text{WE}}$ is activated during read operation, $\overline{\text{OE}}$ is to be ineffective in the device. Therefore, read operation cannot be executed.
I/O1 to I/O16 (Data inputs/outputs)	Input/Output	16-bit data bus. I/O1 to I/O16 are used to input/output data.

**Note** CAS means UCAS and LCAS.

## ★ Hyper Page Mode (EDO)

The hyper page mode (EDO) is a kind of page mode with enhanced features. The two major features of the hyper page mode (EDO) are as follows.

### 1. Data output time is extended.

In the hyper page mode (EDO), the output data is held to the next CAS cycle's falling edge, instead of the rising edge. For this reason, valid data output time in the hyper page mode (EDO) is extended compared with the fast page mode (= data extend function). In the fast page mode, the data output time becomes shorter as the CAS cycle time becomes shorter. Therefore, in the hyper page mode (EDO), the timing margin in read cycle is larger than that of the fast page mode even if the CAS cycle time becomes shorter.

### 2. The CAS cycle time in the hyper page mode (EDO) is shorter than that in the fast page mode.


In the hyper page mode (EDO), due to the data extend function, the CAS cycle time can be shorter than in the fast page mode if the timing margin is the same.

Taking a device whose tRAC is 60 ns as an example, the CAS cycle time in the fast page mode is 25 ns while that in the fast page mode is 40 ns.

In the hyper page mode (EDO), read (data out) and write (data in) cycles can be executed repeatedly during one RAS cycle. The hyper page mode (EDO) allows both read and write operations during one cycle.

The following shows a part of the hyper page mode (EDO) read cycle. Specifications to be observed are described in the next page.

**Hyper Page Mode (EDO) Read Cycle**



**Cautions when using the hyper page mode (EDO)**

1.  $\overline{\text{CAS}}$  access should be used to operate  $t_{RP}$  at the MIN. value.
2. To make I/Os to Hi-Z in read cycle, it is necessary to control  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ ,  $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$  as follows. The effective specification depends on the state of each signal.
  - (1) Both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are inactive (at the end of read cycle)  
 $\overline{\text{WE}}$ : inactive,  $\overline{\text{OE}}$ : active  
 $t_{RC}$  is effective when  $\overline{\text{RAS}}$  is inactivated before  $\overline{\text{CAS}}$  is inactivated.  
 $t_{RR}$  is effective when  $\overline{\text{CAS}}$  is inactivated before  $\overline{\text{RAS}}$  is inactivated.  
The slower of  $t_{RC}$  and  $t_{RR}$  becomes effective.
  - (2) Both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are active or either  $\overline{\text{RAS}}$  or  $\overline{\text{CAS}}$  is active (in read cycle)  
 $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$ : inactive .....  $t_{CZ}$  is effective.  
Both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are inactive or  $\overline{\text{RAS}}$  is active and  $\overline{\text{CAS}}$  is inactive (at the end of read cycle)  
 $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$ : active and either  $t_{RH}$  or  $t_{CH}$  must be met .....  $t_{WEZ}$  and  $t_{WEZ}$  are effective.  
The faster of  $t_{CZ}$  and  $t_{WEZ}$  becomes effective.  
The faster of (1) and (2) becomes effective.
3. In read cycle, the effective specification depends on the state of  $\overline{\text{CAS}}$  signal when controlling data output with the  $\overline{\text{OE}}$  signal.
  - (1)  $\overline{\text{CAS}}$ : inactive,  $\overline{\text{OE}}$ : active .....  $t_{CH}$  is effective.
  - (2)  $\overline{\text{CAS}}$ ,  $\overline{\text{OE}}$ : active .....  $t_{CH}$  is effective.

## Electrical Specifications

- CAS means UCAS and LCAS.
- All voltages are referenced to GND.
- After power up ( $V_{CC} \geq V_{CC(MIN.)}$ ), wait more than 100  $\mu$ s ( $\overline{RAS}$ , CAS inactive) and then, execute eight CAS before RAS or  $\overline{RAS}$  only refresh cycles as dummy cycles to initialize internal circuit.

## Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	$V_T$		-1.0 to +7.0	V
Supply voltage	$V_{CC}$		-1.0 to +7.0	V
Output current	$I_O$		50	mA
Power dissipation	$P_D$		1	W
Operating ambient temperature	$T_A$		0 to +70	°C
Storage temperature	$T_{STG}$		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

## Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	$V_{CC}$		4.5	5.0	5.5	V
High level input voltage	$V_{IH}$		2.4		$V_{CC} + 1.0$	V
Low level input voltage	$V_{IL}$		-1.0		+0.8	V
Operating ambient temperature	$T_A$		0		70	°C

## Capacitance ( $T_A = 25$ °C, $f = 1$ MHz)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	$C_{I1}$	Address			5	pF
	$C_{I2}$	$\overline{RAS}$ , CAS, WE, OE			7	
Data input/output capacitance	$C_{IO}$	I/O			7	pF


## DC Characteristics (Recommended operating conditions unless otherwise noted)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current	Icc1	RAS, CAS cycling tRAC = tRC (MIN.), IO = 0 mA	tRAC = 50 ns	170	mA	1, 2, 3
			tRAC = 60 ns	160		
			tRAC = 70 ns	150		
Standby current	μPD42S18165	RAS, CAS ≥ VIH (MIN.), IO = 0 mA		2.0	mA	
		RAS, CAS ≥ VCC - 0.2 V, IO = 0 mA		0.25		
	μPD4218165	RAS, CAS ≥ VIH (MIN.), IO = 0 mA		2.0		
		RAS, CAS ≥ VCC - 0.2 V, IO = 0 mA		1.0		
RAS only refresh current	Icc3	RAS cycling, CAS ≥ VIH (MIN.) tRAC = tRC (MIN.), IO = 0 mA	tRAC = 50 ns	170	mA	1, 2, 3, 4
			tRAC = 60 ns	160		
			tRAC = 70 ns	150		
Operating current (Hyper page mode (EDO))	Icc4	RAS ≤ VIL (MAX.), CAS cycling tRPc = tRPC (MIN.), IO = 0 mA	tRAC = 50 ns	120	mA	1, 2, 5
			tRAC = 60 ns	110		
			tRAC = 70 ns	100		
CAS before RAS refresh current	Icc5	RAS cycling tRAC = tRC (MIN.), IO = 0 mA	tRAC = 50 ns	170	mA	1, 2
			tRAC = 60 ns	160		
			tRAC = 70 ns	150		
CAS before RAS long refresh current (1,024 cycles / 128 ms, only for the μPD42S18165)	Icc6	CAS before RAS refresh : tRAC = 125.0 μs RAS, CAS: VCC - 0.2 V ≤ VIH ≤ VIH (MAX.) 0 V ≤ VIL ≤ 0.2 V	tRAS ≤ 300 ns	350	μA	1, 2
		Standby: RAS, CAS ≥ VCC - 0.2 V Address: VIH or VIL WE, OE: VIH IO = 0 mA	tRAS ≤ 1 μs	400		
CAS before RAS self refresh current (only for the μPD42S18165)	Icc7	RAS, CAS : tRAS = 5 ms VCC - 0.2 V ≤ VIH ≤ VIH (MAX.) 0 V ≤ VIL ≤ 0.2 V IO = 0 mA		250	μA	2
Input leakage current	Ii (I <sub>L</sub> )	VIH = 0 to 5.5 V All other pins not under test = 0 V	-10	+10	μA	
Output leakage current	Io (I <sub>O</sub> )	VO = 0 to 5.5 V Output is disabled (Hi-Z)	-10	+10	μA	
High level output voltage	VOH	IO = -5.0 mA	2.4		V	
Low level output voltage	VOL	IO = +4.2 mA		0.4	V	

- Notes 1. Icc1, Icc3, Icc4, Icc5 and Icc6 depend on cycle rates (tRAC and tRPc).
2. Specified values are obtained with outputs unloaded.
3. Icc1 and Icc3 are measured assuming that address can be changed once or less during RAS ≤ VIL (MAX.) and CAS ≥ VIH (MIN.).
4. Icc5 is measured assuming that all column address inputs are held at either high or low.
5. Icc4 is measured assuming that all column address inputs are switched only once during each hyper page (EDO) cycle.

**AC Characteristics (Recommended Operating Conditions unless otherwise noted)****AC Characteristics Test Conditions**

## (1) Input timing specification





## ★ (2) Output timing specification


- $\mu$ PD42S18165-50, 4218165-50

- $\mu$ PD42S18165-60, 4218165-60

- $\mu$ PD42S18165-70, 4218165-70



## (3) Output loading conditions



## Common to Read, Write, Read Modify Write Cycle

Parameter	Symbol	tRAC = 50 ns		tRAC = 60 ns		tRAC = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read / Write cycle time	tRC	84	—	104	—	124	—	ns	
★ RAS precharge time	tRP	30	—	40	—	50	—	ns	
★ CAS precharge time	tCPN	8	—	10	—	10	—	ns	
RAS pulse width	tRAS	50	10,000	60	10,000	70	10,000	ns	1
CAS pulse width	tCAS	8	10,000	10	10,000	12	10,000	ns	
RAS hold time	tRSH	10	—	10	—	12	—	ns	
CAS hold time	tCSH	38	—	40	—	50	—	ns	
RAS to CAS delay time	tRCD	11	37	14	45	14	52	ns	2
RAS to column address delay time	tRAD	9	25	12	30	12	35	ns	2
CAS to RAS precharge time	tCRP	5	—	5	—	5	—	ns	3
Row address setup time	tRASR	0	—	0	—	0	—	ns	
Row address hold time	tRAH	7	—	10	—	10	—	ns	
Column address setup time	tASC	0	—	0	—	0	—	ns	
Column address hold time	tCAM	7	—	10	—	12	—	ns	
OE lead time referenced to RAS	tOES	0	—	0	—	0	—	ns	
CAS to data setup time	tCLZ	0	—	0	—	0	—	ns	
OE to data setup time	tOLZ	0	—	0	—	0	—	ns	
OE to data delay time	tOED	10	—	13	—	15	—	ns	
Masked byte write hold time referenced to RAS	tWHH	0	—	0	—	0	—	ns	
Transition time (rise and fall)	tT	1	50	1	50	1	50	ns	
Refresh time	$\mu$ PD42S18165	tREF	—	128	—	128	—	128	ms
	$\mu$ PD4218165		—	16	—	16	—	16	ms

Notes 1. In CAS before RAS refresh cycles, tRAS(MAX.) is 100  $\mu$ s.

If 10  $\mu$ s < tRAS < 100  $\mu$ s, RAS precharge time for CAS before RAS self refresh (tRPS) is applied.

2. For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from RAS
tRAD $\leq$ tRAD (MAX.) and tRCD $\leq$ tRCD (MAX.)	tRAC (MAX.)	tRAC (MAX.)
tRAD > tRAD (MAX.) and tRCD $\leq$ tRCD (MAX.)	tAA (MAX.)	tRAD + tAA (MAX.)
tRCD > tRCD (MAX.)	tCAC (MAX.)	tRCD + tCAC (MAX.)

tRAD (MAX.) and tRCD (MAX.) are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (tRAC, tAA or tCAC) is to be used for finding out when output data will be available. Therefore, the input conditions tRAD  $\geq$  tRAD (MAX.) and tRCD  $\geq$  tRCD (MAX.) will not cause any operation problems.

3. tCRP (MIN.) requirement is applied to RAS, CAS cycles.
4. This specification is applied only to the  $\mu$ PD42S18165.

## Read Cycle

Parameter	Symbol	t <sub>RAC</sub> = 50 ns		t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Access time from RAS	t <sub>RAC</sub>	-	50	-	60	-	70	ns	1
Access time from CAS	t <sub>CA</sub>	-	13	-	15	-	18	ns	1
Access time from column address	t <sub>AA</sub>	-	25	-	30	-	35	ns	1
Access time from OE	t <sub>OA</sub>	-	13	-	15	-	18	ns	
Column address lead time referenced to RAS	t <sub>RL</sub>	25	-	30	-	35	-	ns	
Read command setup time	t <sub>RC</sub>	0	-	0	-	0	-	ns	
Read command hold time referenced to RAS	t <sub>RH</sub>	0	-	0	-	0	-	ns	2
Read command hold time referenced to CAS	t <sub>CH</sub>	0	-	0	-	0	-	ns	2
Output buffer turn-off delay time from OE	t <sub>OEZ</sub>	0	10	0	13	0	15	ns	3
CAS hold time to OE	t <sub>CHO</sub>	5	-	5	-	5	-	ns	4

**Notes 1.** For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from RAS
t <sub>RD</sub> ≤ t <sub>RD</sub> (MAX.) and t <sub>CD</sub> ≤ t <sub>CD</sub> (MAX.)	t <sub>RAC</sub> (MAX.)	t <sub>RAC</sub> (MAX.)
t <sub>RD</sub> > t <sub>RD</sub> (MAX.) and t <sub>CD</sub> ≤ t <sub>CD</sub> (MAX.)	t <sub>AA</sub> (MAX.)	t <sub>RD</sub> + t <sub>AA</sub> (MAX.)
t <sub>CD</sub> > t <sub>CD</sub> (MAX.)	t <sub>CA</sub> (MAX.)	t <sub>CD</sub> + t <sub>CA</sub> (MAX.)

t<sub>RD</sub>(MAX.) and t<sub>CD</sub>(MAX.) are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t<sub>RAC</sub>, t<sub>AA</sub> or t<sub>CA</sub>) is to be used for finding out when output data will be available. Therefore, the input conditions t<sub>RD</sub> ≥ t<sub>RD</sub>(MAX.) and t<sub>CD</sub> ≥ t<sub>CD</sub>(MAX.) will not cause any operation problems.

2. Either t<sub>CH</sub>(MIN.) or t<sub>RH</sub>(MIN.) should be met in read cycles.
3. t<sub>OEZ</sub>(MAX.) defines the time when the output achieves the condition of Hi-Z and is not referenced to V<sub>OH</sub> or V<sub>OL</sub>.
4.  $\overline{WE}$ : inactive (in read cycle)  
 CAS: inactive, OE: active ..... t<sub>CHO</sub> is effective.  
 CAS, OE: active ..... t<sub>CH</sub> is effective.

**Write Cycle**

Parameter	Symbol	trac = 50 ns		trac = 60 ns		trac = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
WE hold time referenced to CAS	twch	7	-	10	-	10	-	ns	1
WE pulse width	twp	8	-	10	-	10	-	ns	1
WE lead time referenced to RAS	tcwl	10	-	10	-	12	-	ns	
WE lead time referenced to CAS	tcw	8	-	10	-	12	-	ns	
WE setup time	twcs	0	-	0	-	0	-	ns	2
OE hold time	toeh	0	-	0	-	0	-	ns	
Data-in setup time	tos	0	-	0	-	0	-	ns	3
Data-in hold time	tih	7	-	10	-	10	-	ns	3

- Notes 1.** twp (MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, twch (MIN.) should be met.
- If twcs  $\geq$  twcs (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
  - If twcs  $\geq$  twcs (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
  - tos (MIN.) and tih (MIN.) are referenced to the CAS falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the WE falling edge.

**Read Modify Write Cycle**

Parameter	Symbol	trac = 50 ns		trac = 60 ns		trac = 70 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read modify write cycle time	trwc	107	-	133	-	157	-	ns	
RAS to WE delay time	trwd	64	-	77	-	89	-	ns	1
CAS to WE delay time	tcwd	27	-	32	-	37	-	ns	1
Column address to WE delay time	tawd	39	-	47	-	54	-	ns	1

- Note 1.** If twcs  $\geq$  twcs (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If trwd  $\geq$  trwd (MIN.), tcwd  $\geq$  tcwd (MIN.), tawd  $\geq$  tawd (MIN.) and tcpwd  $\geq$  tcpwd (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

## Hyper Page Mode (EDO)

Parameter	Symbol	tRAC = 50 ns		tRAC = 60 ns		tRAC = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read / Write cycle time	tRWC	20	-	25	-	30	-	ns	1
RAS pulse width	tRASP	50	125,000	60	125,000	70	125,000	ns	
★ CAS pulse width	tRCAS	8	10,000	10	10,000	12	10,000	ns	
★ CAS precharge time	tCP	8	-	10	-	10	-	ns	
Access time from CAS precharge	tACP	-	30	-	35	-	40	ns	
CAS precharge to WE delay time	tCPWD	41	-	52	-	59	-	ns	2
RAS hold time from CAS precharge	tRHCP	30	-	35	-	40	-	ns	
Read modify write cycle time	tRPWRC	52	-	66	-	75	-	ns	
Data output hold time	tDHC	5	-	5	-	5	-	ns	
OE to CAS hold time	tOCH	5	-	5	-	5	-	ns	3
OE precharge time	tOEP	5	-	5	-	5	-	ns	
Output buffer turn-off delay from WE	tWEZ	0	10	0	13	0	15	ns	4, 5
★ WE pulse width	tWPZ	8	-	10	-	10	-	ns	5
Output buffer turn-off delay from RAS	tOFR	0	10	0	13	0	15	ns	4, 5
Output buffer turn-off delay from CAS	tOFC	0	10	0	13	0	15	ns	4, 5

Notes 1. tRWC (MIN.) is applied to CAS access.


2. If  $tWCS \geq tWCS (\text{MIN.})$ , the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If  $tWCO \geq tWCO (\text{MIN.})$ ,  $tCW0 \geq tCW0 (\text{MIN.})$ ,  $tWWD \geq tWWD (\text{MIN.})$  and  $tCPWD \geq tCPWD (\text{MIN.})$ , the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.
  3. WE: inactive (in read cycle)  
 CAS: inactive, OE: active ..... tcho is effective.  
 CAS, OE: active ..... tcoh is effective.
  4. tOFC (MAX.), tOFR (MAX.) and tWEZ (MAX.) define the time when the output achieves the conditions of Hi-Z and is not referenced to Voh or Vol.
  5. To make I/Os to Hi-Z in read cycle, it is necessary to control RAS, CAS, WE, OE as follows. The effective specification depends on state of each signal.
    - (1) Both RAS and CAS are inactive (at the end of the read cycle)  
 WE: inactive, OE: active  
 tOFC is effective when RAS is inactivated before CAS is inactivated.  
 tOFR is effective when CAS is inactivated before RAS is inactivated.  
 The slower of tOFC and tOFR becomes effective.
    - (2) Both RAS and CAS are active or either RAS or CAS is active (in read cycle)  
 WE, OE: inactive ..... toeZ is effective.  
 Both RAS and CAS are inactive or RAS is active and CAS is inactive (at the end of read cycle)  
 WE, OE: active and either tRWH or tRCH must be met ..... tWEZ and tWPZ are effective.  
 The faster of toeZ and tWEZ becomes effective.
- The faster of (1) and (2) becomes effective.

## Refresh Cycle


Parameter	Symbol	trAC = 50 ns		trAC = 60 ns		trAC = 70 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
CAS setup time	tCSR	5	—	5	—	5	—	ns	
CAS hold time (CAS before RAS refresh)	tCHR	10	—	10	—	10	—	ns	
RAS precharge CAS hold time	tRPC	5	—	5	—	5	—	ns	
RAS pulse width (CAS before RAS self refresh)	tRASS	100	—	100	—	100	—	$\mu$ s	1
RAS precharge time (CAS before RAS self refresh)	tRPS	90	—	110	—	130	—	ns	1
CAS hold time (CAS before RAS self refresh)	tCHS	-50	—	-50	—	-50	—	ns	1
WE hold time	tWHR	15	—	15	—	15	—	ns	

Note 1. This specification is applied only to the  $\mu$ PD42S18165.

## Read Cycle




## Upper Byte Read Cycle




Remark L I/O: Hi-Z

## Lower Byte Read Cycle




**Remark** U I/O: Hi-Z

## Early Write Cycle




**Remark**  $\overline{OE}$ : Don't care

## Upper Byte Early Write Cycle




**Remark**  $\overline{OE}$ , L. I/O: Don't care

## Lower Byte Early Write Cycle




**Remark**  $\overline{OE}$ , U I/O: Don't care

## Late Write Cycle




## Upper Byte Late Write Cycle




**Remark L I/O:** Don't care

## Lower Byte Late Write Cycle




**Remark** U I/O: Don't care

## Read Modify Write Cycle




## Upper Byte Read Modify Write Cycle




**Remark** In this cycle, the input data to Lower I/O is ineffective. The data out of that remains Hi-Z.

## Lower Byte Read Modify Write Cycle




**Remark** In this cycle, the input data to Upper I/O is ineffective. The data out of that remains Hi-Z.

## Hyper Page Mode (EDO) Read Cycle




**Remark** In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive  $\overline{\text{CAS}}$  cycles within the same  $\overline{\text{RAS}}$  cycle.


## Hyper Page Mode (EDO) Byte Read Cycle



- Remark**
1. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.
  2. This cycle can be used to control either UCAS or LCAS only. Or, it can be used to control UCAS or LCAS simultaneously, or at random.


Hyper Page Mode (EDO) Read Cycle ( $\overline{WE}$  Control)

**Remark** In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive  $\overline{CAS}$  cycles within the same  $\overline{RAS}$  cycle.

Hyper Page Mode (EDO) Read Cycle ( $\bar{OE}$  Control)

**Remark** In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.


## Hyper Page Mode (EDO) Early Write Cycle



**Remarks 1.**  $\overline{OE}$ : Don't care

2. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.


## Hyper Page Mode (EDO) Byte Early Write Cycle



**Remarks 1.**  $\overline{OE}$ : Don't care


2. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive  $\overline{CAS}$  cycles within the same  $\overline{RAS}$  cycle.
3. This cycle can be used to control either  $\overline{UCAS}$  or  $\overline{LCAS}$  only. Or, it can be used to control  $\overline{UCAS}$  or  $\overline{LCAS}$  simultaneously, or at random.

## Hyper Page Mode (EDO) Late Write Cycle




**Remark** In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

## Hyper Page Mode (EDO) Byte Late Write Cycle




- Remarks**
1. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.
  2. This cycle can be used to control either UCAS or LCAS only. Or, it can be used to control UCAS or LCAS simultaneously, or at random.

## Hyper Page Mode (EDO) Read Modify Write Cycle




**Remark** In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive **CAS** cycles within the same **RAS** cycle.

## Hyper Page Mode (EDO) Byte Read Modify Write Cycle




- Remarks**
1. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.
  2. This cycle can be used to control either UCAS or LCAS only. Or, it can be used to control UCAS or LCAS simultaneously, or at random.

## Hyper Page Mode (EDO) Read and Write Cycle



**Remark** In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive  $\overline{\text{CAS}}$  cycles within the same  $\overline{\text{RAS}}$  cycle.

**CAS Before RAS Self Refresh Cycle (Only for the  $\mu$ PD42S18165)**


**Remark** Address,  $\overline{WE}$ ,  $\overline{OE}$ : Don't care    L I/O, U I/O: Hi-Z

**Cautions on Use of CAS Before RAS Self Refresh**


$\overline{CAS}$  before  $\overline{RAS}$  self refresh can be used independently when used in combination with distributed  $\overline{CAS}$  before  $\overline{RAS}$  long refresh; However, when used in combination with burst  $\overline{CAS}$  before  $\overline{RAS}$  long refresh or with long  $\overline{RAS}$  only refresh (both distributed and burst), the following cautions must be observed.

- (1) **Normal Combined Use of CAS Before RAS Self Refresh and Burst CAS Before RAS Long Refresh**  
When  $\overline{CAS}$  before  $\overline{RAS}$  self refresh and burst  $\overline{CAS}$  before  $\overline{RAS}$  long refresh are used in combination, please perform  $\overline{CAS}$  before  $\overline{RAS}$  refresh 1,024 times within a 16 ms interval just before and after setting  $\overline{CAS}$  before  $\overline{RAS}$  self refresh.
- (2) **Normal Combined Use of CAS Before RAS Self Refresh and Long RAS Only Refresh**  
When  $\overline{CAS}$  before  $\overline{RAS}$  self refresh and  $\overline{RAS}$  only refresh are used in combination, please perform  $\overline{RAS}$  only refresh 1,024 times within a 16 ms interval just before and after setting  $\overline{CAS}$  before  $\overline{RAS}$  self refresh.
- (3) If  $t_{RASS(MIN.)}$  is not satisfied at the beginning of  $\overline{CAS}$  before  $\overline{RAS}$  self refresh cycles ( $t_{RAS} < 100 \mu s$ ),  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycles will be executed one time.  
If  $10 \mu s < t_{RAS} < 100 \mu s$ ,  $\overline{RAS}$  precharge time for  $\overline{CAS}$  before  $\overline{RAS}$  self refresh ( $t_{RPS}$ ) is applied.  
And refresh cycles (1,024/128 ms) should be met.

For details, please refer to **How to use DRAM User's Manual**.


**CAS Before RAS Refresh Cycle**

**Remark** Address,  $\overline{WE}$ ,  $\overline{OE}$ : Don't care L I/O, U I/O: Hi-Z


**RAS Only Refresh Cycle**

**Remark**  $\overline{WE}$ ,  $\overline{OE}$ : Don't care L I/O, U I/O: Hi-Z

## Hidden Refresh Cycle (Read)




## Hidden Refresh Cycle (Write)



Remark:  $\overline{OE}$ : Don't care

## Package Drawings

## 50PIN PLASTIC TSOP(II) (400 mil)




## NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	21.17 MAX.	0.834 MAX.
B	1.0 MAX.	0.040 MAX.
C	0.8 (T.P.)	0.031 (T.P.)
D	$0.32^{+0.08}_{-0.07}$	$0.013 \pm 0.003$
E	$0.1 \pm 0.05$	$0.004 \pm 0.002$
F	1.2 MAX.	0.048 MAX.
G	0.97	0.038
H	$11.76 \pm 0.2$	$0.463 \pm 0.008$
I	$10.16 \pm 0.1$	$0.400 \pm 0.004$
J	$0.8 \pm 0.2$	$0.031 \pm 0.009$
K	$0.145^{+0.025}_{-0.015}$	$0.006 \pm 0.001$
L	$0.5 \pm 0.1$	$0.020 \pm 0.005$
M	0.13	0.005
N	0.10	0.004
P	$3^{+7}_{-3}$	$3^{+7}_{-3}$

S50G5-80-7JF4

## 42 PIN PLASTIC SOJ (400 mil)



## NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P42LE-400A

ITEM	MILLIMETERS	INCHES
B	$27.56^{+0.2}_{-0.35}$	$1.085^{+0.008}_{-0.014}$
C	10.16	0.400
D	$11.18 \pm 0.2$	$0.440 \pm 0.008$
E	$1.08 \pm 0.15$	$0.043^{+0.006}_{-0.007}$
F	0.74	0.029
G	$3.5 \pm 0.2$	$0.138 \pm 0.008$
H	$2.545 \pm 0.2$	$0.100 \pm 0.008$
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	$0.40 \pm 0.10$	$0.016^{+0.004}_{-0.005}$
N	0.12	0.005
P	$9.4 \pm 0.20$	$0.370 \pm 0.008$
Q	0.10	0.004
T	R 0.85	R 0.033
U	$0.20^{+0.19}_{-0.05}$	$0.008^{+0.034}_{-0.032}$

\* **Recommended Soldering Conditions**

The following conditions (see tables below and next page) must be met for soldering conditions of the  $\mu$ PD42S18165, 4218165.

For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (C10535E).

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

**Types of Surface Mount Device**

$\mu$ PD42S18165G5-7JF, 4218165G5-7JF: 50-pin plastic TSOP (II) (400 mil)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 3 Exposure limit: 7 days <sup>Note</sup> (10 hours pre-baking is required at 125 °C afterwards)	IR35-107-3
VPS	Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 3 Exposure limit: 7 days <sup>Note</sup> (10 hours pre-baking is required at 125 °C afterwards)	VP15-107-3
Partial heating method	Terminal temperature: 300 °C or lower, Time: 3 seconds or lower (Per side of the package).	-

**Note** Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

**Caution** Do not apply more than one soldering method at any one time, except for "Partial heating method".

$\mu$ PD42S18165LE, 4218165LE: 42-pin plastic SOJ (400 mil)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 3 Exposure limit: 7 days <small>Note</small> (20 hours pre-baking is required at 125 °C afterwards)	IR35-207-3
VPS	Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 3 Exposure limit: 7 days <small>Note</small> (20 hours pre-baking is required at 125 °C afterwards)	VP15-207-3
Partial heating method	Terminal temperature: 300 °C or lower, Time: 3 seconds or less (Per side of the package).	-

**Note** Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

**Caution** Do not apply more than one soldering method at any one time, except for "Partial heating method".