General Description

The MAX706P/R/S/T, MAX706AP/AR/AS/AT, and MAX708R/S/T microprocessor (μ P) supervisory circuits reduce the complexity and number of components required to monitor +3V power-supply levels in +3V to +5V μ P systems. These devices significantly improve system reliability and accuracy compared to separate ICs or discrete components.

The MAX706P/R/S/T and MAX706AP/AR/AS/AT supervisory circuits provide the following four functions:

- 1) A reset output during power-up, power-down, and brownout conditions.
- 2) An independent watchdog output that goes low if the watchdog input has not been toggled within 1.6s.
- 3) A 1.25V threshold detector for power-fail warning, low-battery detection, or for monitoring a power supply other than the main supply.
- 4) An active-low, manual-reset input.

The only difference between the MAX706R/AR, MAX706S/AS, and MAX706T/AT is the reset-threshold voltage levels, which are 2.63V, 2.93V, and 3.08V, respectively. All have active-low reset output signals. The MAX706P/AP are identical to the MAX706R/AR, except the reset output signal is active-high. The watch-dog timer function for the MAX706AP/AR/AS/AT disables when the WDI input is left open or connected to a high-impedance state of a low-leakage tri-state output.

The MAX708R/S/T provide the same functions as the MAX706R/S/T and MAX706AR/AS/AT except they do not have a watchdog timer. Instead, they provide both RESET and RESET outputs. As with the MAX706, devices with R, S, and T suffixes have reset thresholds of 2.63V, 2.93V, and 3.08V, respectively.

These devices are available in 8-pin SO, DIP, and $\mu MAX^{\textcircled{B}}$ packages and are fully specified over the operating temperature range.

Applications

- Battery-Powered Equipment
- Portable Instruments
- Computers
- Controllers
- Intelligent Instruments
- Critical µP Power Monitoring

µMAX is a registered trademark of Maxim Integrated Products, Inc.

_Features

- ♦ µMAX Package, Small 8-Pin SO
- Precision Supply-Voltage Monitors
 2.63V (MAX706P/R, MAX706AP/AR, and MAX708R)
 2.93V (MAX706S, MAX706AS, and MAX708S)
 3.08V (MAX706T, MAX706AT, and MAX708T)
- ♦ 200ms Reset Time Delay
- Debounced TTL/CMOS-Compatible Manual Reset Input
- ♦ 100µA Quiescent Current
- WDI Disable Feature (MAX706AP/AR/AS/AT)
- Watchdog Timer: 1.6s Timeout
- Reset Output Signal: Active-High Only (MAX706P, MAX706AP) Active-Low Only (MAX706R/S/T, MAX706AR/AS/AT) Active-High and Active-Low (MAX708R/S/T)
- Voltage Monitor for Power-Fail or Low-Battery Warning
- ♦ 8-Pin Surface-Mount Package
- ♦ Guaranteed RESET Assertion to V_{CC} = 1V


_Ordering Information

TEMP RANGE	PIN- PACKAGE	PKG CODE
0°C to +70°C	8 PDIP	P8-1
0°C to +70°C	8 SO	S8-2
0°C to +70°C	8 µMAX	U8-1
-40°C to +85°C	8 PDIP	P8-1
	RANGE 0°C to +70°C 0°C to +70°C 0°C to +70°C	RANGE PACKAGE 0°C to +70°C 8 PDIP 0°C to +70°C 8 SO 0°C to +70°C 8 μMAX

[†]SO, μMAX, and PDIP packages are available in lead-free.

Ordering Information continued at end of data sheet. Pin Configurations appear at end of data sheet.

Typical Operating Circuits



Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

Terminal Voltage (with respect to GND)

V _{CC} 0.3V to +6V All Other Inputs (Note 1)0.3V to (V _{CC} + 0.3V)
Input Current
V _{CC}
GND
Output Current (all outputs)
Continuous Power Dissipation ($T_A = +70^{\circ}C$)
8-Pin CERDIP (derate 8mW/°C above +70°C)640mW 8-Pin PDIP (derate 9.1mW/°C above +70°C)727.3mW

8-Pin μMAX (derate 4.5mW/ºC above +70°C)362mW Operating Temperature Range	
Operating Temperature Range	!
MAX70_C0°C to +70°C	
MAX70_E40°C to +85°C	
MAX70_M55°C to +125°C	
Junction Temperature+150°C	
Storage Temperature Range65°C to +150°C	
Lead Temperature (soldering, 10s)+300°C	

Note 1: The input-voltage limits on PFI, WDI, and $\overline{\text{MR}}$ can be exceeded if the input current is less than 10mA.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(MAX70_P/R, MAX706AP/AR: $V_{CC} = 2.7V$ to 5.5V; MAX70_S, MAX706AS: $V_{CC} = 3.0V$ to 5.5V; MAX70_T, MAX706AT: $V_{CC} = 3.15V$ to 5.5V; T_J = T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_J = T_A = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIO	ONS	MIN	ТҮР	MAX	UNITS
Cupply Valtage Depag			MAX70_C	1.0		5.5	V
Supply Voltage Range	Vcc		MAX70_E/M	1.2		5.5	V
			MAX706_C		90	200	
			MAX706_E/M		90	300	
		$V_{CC} < 3.6V$	MAX708_C		50	200]
Cupalu Current	1		MAX708_E/M		50	300	
Supply Current	ISUPPLY		MAX706_C		135	350	μA
			MAX706_E/M		135	500	
		$V_{\rm CC} < 5.5 V$	MAX708_C		65	350	1
			MAX708_E/M		65	500	
		MAX70_P/R/, MAX706AP	/AR	2.55	2.63	2.70	
Reset Threshold (Note 3)	V _{RST}	MAX70_S, MAX706AS	2.85	2.93	3.00	V	
(V _{CC} Falling)		MAX70_T, MAX706AT	3.00	3.08	3.15		
Reset Threshold Hysteresis (Note 3)	V _{HYS}				20		mV
		MAX70_P/R/, MAX706AP/AR V _{CC} = 3.0V		140	200	280	
Reset Pulse Width (Note 3)	trist	MAX70_S, MAX706AS, V	140	200	280	280 ms	
		$V_{CC} = 5V$		200			
RESET OUTPUT							•
	Voh	$V_{RST(MAX)} < V_{CC} < 3.6V$	ISOURCE = 500µA	0.8 x V _{CC}			
	Vol	$V_{RST(MAX)} < V_{CC} < 3.6V$	I _{SINK} = 1.2mA			0.3	
Output-Voltage High (MAX70_R/S/T) (MAX706AR/AS/AT)	V _{OH}	$4.5V < V_{CC} < 5.5V$	I _{RSOURCE} = 800µA	V _{CC} - 1.5			V
	VOL	$4.5V < V_{CC} < 5.5V$	I _{SINK} = 3.2mA			0.4	1
		MAX70_C V _{CC} = 1.0V, Is	INK = 50μA			0.3	1
	VOL	MAX70_E/M: V _{CC} = 1.2V,				0.3	1

ELECTRICAL CHARACTERISTICS (continued)

(MAX70_P/R, MAX706AP/AR: V_{CC} = 2.7V to 5.5V; MAX70_S, MAX706AS: V_{CC} = 3.0V to 5.5V; MAX70_T, MAX706AT: V_{CC} = 3.15V to 5.5V; T_J = T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_J = T_A = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIO	ONS	MIN	ΤΥΡ	MAX	UNITS	
	V _{OH}	V _{RST(MAX)} < V _{CC} < 3.6V	ISOURCE = 215µA	V _{CC} - 0.6				
Output-Voltage High	Vol	V _{RST(MAX)} < V _{CC} < 3.6V	I _{SINK} = 1.2mA			0.3	V	
(MAX706P) (MAX706AP)	V _{OH}	$4.5 < V_{CC} < 5.5V$	ISOURCE = 800µA	V _{CC} - 1.5			V	
	Vol	$4.5V < V_{CC} < 5.5V$	I _{SINK} = 3.2mA			0.4		
	V _{OH}	$V_{RST(MAX)} < V_{CC} < 3.6V$	I _{SOURCE} = 500µA	$0.8 \times V_{CC}$				
Output-Voltage High	V _{OL}	$V_{RST(MAX)} < V_{CC} < 3.6V$	$I_{SINK} = 500 \mu A$			0.3		
(MAX708_)	V _{OH}	$4.5V < V_{CC} < 5.5V$	ISOURCE = 800µA	V _{CC} - 1.5			V	
	Vol	4.5V < V _{CC} < 5.5V	I _{SINK} = 1.2mA			0.4		
WATCHDOG INPUT			•					
Watchdog Timeout Davied		MAX706P/R, MAX706AP/	1.00	1.60	2.25	s		
Watchdog Timeout Period	twd	MAX706S/T, MAX706AS/AT, V _{CC} = 3.3V		1.00	1.60		2.25	
WDI Pulse Width (MAX706_, MAX706A_)	tup	$V_{IL} = 0.4V$	V _{RST(MAX)} < V _{CC} < 3.6V	100			ns	
	twp	$V_{IH} = 0.8V \times V_{CC}$	4.5V < V _{CC} < 5.5V	50			115	
	VIL	$V_{RST(MAX)} < V_{CC} < 3.6V$				0.6		
Watchdog Input Threshold	VIH	H V _{RST(MAX)} < V _{CC} < 3.6V		0.7 x V _{CC}			V	
(MAX706_, MAX706A_)	VIL	$V_{CC} = 5.0V$				0.8		
	VIH	$V_{CC} = 5.0V$		3.5			1	
			MAX706_	-1.0	+0.02	+1.0		
WDI Input Current		$WDI = 0V \text{ or } V_{CC}$	MAX706A_	-5		+5	μA	

ELECTRICAL CHARACTERISTICS (continued)

(MAX70_P/R, MAX706AP/AR: V_{CC} = 2.7V to 5.5V; MAX70_S, MAX706AS: V_{CC} = 3.0V to 5.5V; MAX70_T, MAX706AT: V_{CC} = 3.15V to 5.5V; T_J = T_A = T_{MIN} to T_{MAX} , unless otherwise noted. Typical values are at T_J = T_A = +25°C.) (Note 2)


PARAMETER	SYMBOL	CONDITIONS		MIN	ТҮР	МАХ	UNITS
WATCHDOG OUTPUT							
	V _{OH}	V _{RST(MAX)} < V _{CC} < 3.6V	$I_{SOURCE} = 500 \mu A$	0.8 x V _{CC}			
WDO Output Voltage	V _{OL}	$V_{RST(MAX)} < V_{CC} < 3.6V$	$I_{SINK} = 500 \mu A$			0.3	V
(MAX706_, MAX706A_)	V _{OH}	$4.5V < V_{CC} < 5.5V$	ISOURCE = 800µA	V _{CC} - 1.5			v
	V _{OL}	$4.5V < V_{CC} < 5.5V$	$I_{SINK} = 1.2mA$			0.4	
MANUAL RESET INPUT							
MR Pullup Current		$\overline{MR} = 0$	V _{RST(MAX)} < V _{CC} < 3.6V	25	70	250	
MR Pullup Current		MH = 0	4.5V < V _{CC} < 5.5V	100	250	600	μA
MR Pulse Width	th re-	$V_{RST(MAX)} < V_{CC} < 3.6V$		500			
INIA Puise Width	tMR	$4.5V < V_{CC} < 5.5V$	150			ns	
	VIL	$V_{RST(MAX)} < V_{CC} < 3.6V$				0.6	
MR Input Threshold	VIH	$V_{RST(MAX)} < V_{CC} < 3.6V$	0.7 x V _{CC}			V	
	VIL	4.5V < V _{CC} < 5.5V			0.8		
	VIH	$4.5V < V_{CC} < 5.5V$		2.0			
MR to Reset Output Delay	** **	$V_{RST(MAX)} < V_{CC} < 3.6V$				750	
win to neset Output Delay	tMD	$4.5V < V_{CC} < 5.5V$				250	ns
POWER-FAILURE COMPARA	TOR	-					
		MAX70_P/R, MAX706AP/AR) PFI falling $V_{CC} = 3.0V$		1.20	1.25	1.30	
PFI Input Threshold		(MAX70_S/T, MAX706AS/AT) PFI falling, $V_{CC} = 3.3V$		1.20	1.25	1.30	
PFI Input Current				-25	+0.01	+25	nA
	V _{OH}	V _{RST(MAX)} < V _{CC} < 3.6V	I _{SOURCE} = 500µA	0.8 x V _{CC}			
PFO Output Voltage	V _{OL}	$V_{RST(MAX)} < V_{CC} < 3.6V$	$I_{SINK} = 1.2mA$			0.3	V
FFO Output voltage	V _{OH}	$4.5V < V_{CC} < 5.5V$	I _{SOURCE} = 800µA	V _{CC} - 1.5			
	V _{OL}	4.5V < V _{CC} < 5.5V	I _{SINK} = 3.2mA			0.4	1
			1				1

Note 2: All devices 100% production tested at $T_A = +85^{\circ}$ C. Limits over temperature are guaranteed by design.

Note 3: Applies to both RESET in the MAX70_R/S/T and MAX706AR/AS/AT, and RESET in the MAX706P/MAX706AP.

Typical Operating Characteristics

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$



MAX706P/R/S/T, MAX706AP/AR/AS/AT, MAX708R/S/1

Pin Description

		PIN					
MAX70 MAX706		MAX706R/S/T, MAX706AR/AS/AT					FUNCTION
SO/DIP	μΜΑΧ	SO/DIP	μΜΑΧ	SO/DIP	μΜΑΧ		
1	3	1	3	1	3	MR	Active-Low, Manual-Reset Input. Pull $\overline{\text{MR}}$ below 0.6V to trigger a reset pulse. $\overline{\text{MR}}$ is TTL/CMOS compatible when V _{CC} = 5V and can be shorted to GND with a switch. $\overline{\text{MR}}$ is internally connected to a 70µA source current. Connect to V _{CC} or leave unconnected.
2	4	2	4	2	4	Vcc	Supply Voltage Input
3	5	3	5	3	5	GND	Ground
4	6	4	6	4	6	PFI	Adjustable Power-Fail Comparator Input. Connect PFI to a resistive divider to set the desired PFI threshold. When PFI is less than 1.25V, PFO goes low and sinks current; otherwise, PFO remains high. Connect PFI to GND if not used.
5	7	5	7	5	7	PFO	Active-Low, Power-Fail Comparator Output. PFO asserts when PFI is below the internal 1.25V threshold. PFO deasserts when PFI is above the internal 1.25V threshold. Leave PFO unconnected if not used.
6	8	6	8	_		WDI	Watchdog Input. A falling or rising transition must occur at WDI within 1.6s to prevent \overline{WDO} from asserting (see Figure 4). The internal watchdog timer is reset to zero when reset is asserted or when transition occurs at WDI. The watchdog function for the MAX706P/R/S/T can not be disabled. The watchdog timer for the MAX706AP/AR/AS/AT disables when WDI input is left open or connected to a tri-state output in its high-impedance state with a leakage current of less than 600nA.
7	1		_	8	2	RESET	Active-High Reset Output. Reset remains high when V_{CC} is below the reset threshold or \overline{MR} is held low. It remains low for 200ms after the reset conditions end (Figure 3).
8	2	8	2	_	_	WDO	Active-Low Watchdog Output. $\overline{\text{WDO}}$ goes low when a transition does not occur at WDI within 1.6s and remains low until a transition occurs at WDI (indicating the watchdog interrupt has been serviced). $\overline{\text{WDO}}$ also goes low when V _{CC} falls below the reset threshold; however, unlike the reset output signal, $\overline{\text{WDO}}$ goes high as soon as V _{CC} rises above the reset threshold.
_		7	1	7	1	RESET	Active-Low Reset Output. $\overline{\text{RESET}}$ remains low when V _{CC} is below the reset threshold or $\overline{\text{MR}}$ is held low. It remains low for 200ms after the reset conditions end (Figure 3).
	_	_		6	8	N.C.	No Connection. Not internally connected.




Figure 1. MAX706_ Functional Diagram

RESET and RESET Outputs

A microprocessor's (μ P's) reset input starts in a known state. When the μ P is in an unknown state, it should be held in reset. The MAX706P/R/S/T and the MAX706AP/AR/AS/AT assert reset when V_{CC} is low, preventing code execution errors during power-up, power-down, or brownout conditions.

On power-up once V_{CC} reaches 1V, RESET is guaranteed to be logic-low and RESET is guaranteed to be logic-high. As V_{CC} rises, RESET and RESET remain asserted. Once V_{CC} exceeds the reset threshold, the internal timer causes RESET and RESET to be deasserted after a time equal to the reset pulse width, which is typically 200ms (Figure 3).

If a power-fail or brownout condition occurs (i.e., V_{CC} drops below the reset threshold), RESET and RESET are asserted. As long as V_{CC} remains below the reset threshold, the internal timer is continually reset, causing the RESET and RESET outputs to remain asserted. Thus, a brownout condition that interrupts a previously initiated reset pulse causes an additional 200ms delay from the time the latest interruption occurred. On power-down once V_{CC} drops below the reset threshold,

V_{CC} 8 RESET MR RESET 7 RESET 2 GENERATOR V_{CC} 2.63V MAX708R 2.93V MAX708S //IXI//I 3.08V MAX708T MAX708R/S/T PFI 5 PFO) 1.25V 3 GND

Figure 2. MAX708_ Functional Diagram

RESET and RESET are guaranteed to be asserted for $V_{CC} \ge 1V$.

The MAX706P/MAX706AP provide a RESET signal, and the MAX706R/S/T and MAX706AR/AS/AT provide a RESET signal. The MAX708R/S/T provide both RESET and RESET.

Watchdog Timer

The MAX706P/R/S/T and the MAX706AP/AR/AS/AT watchdog circuit monitor the μ P's activity. If the μ P does not toggle the watchdog input (WDI) within 1.6s, the watchdog output (WDO) goes low (Figure 4). If the reset signal is asserted, the watchdog timer will be reset to zero and disabled. As soon as reset is released, the timer starts counting. WDI can detect pulses as narrow as 100ns with a 2.7V supply and 50ns with a 4.5V supply. The watchdog timer for the MAX706P/R/S/T cannot be disabled. The watchdog timer for the MAX706AP/AR/AS/AT operates similarly to the MAX706P/R/S/T. However, the watchdog timer for the MAX706AP/AR/AS/AT disables when the WDI input is left open or connected to a tri-state output in its highimpedance state and with a leakage current of less than 600nA. The watchdog timer can be disabled anytime, provided WDO is not asserted.






Figure 3. RESET, RESET, MR, and WDO Timing




Figure 4. MAX706AP/AR/AS/AT Watchdog Timing

WDO can be connected to the nonmaskable interrupt (NMI) input of a μ P. When V_{CC} drops below the reset threshold, WDO immediately goes low, even if the watchdog timer has not timed out (Figure 3). Normally, this would trigger an NMI, but since reset is asserted simultaneously, the NMI is overridden. The WDO should not be connected to RESET directly. Instead, connect WDO to MR to generate a reset pulse when it times out.

Manual Reset

The manual reset ($\overline{\text{MR}}$) input allows $\overline{\text{RESET}}$ and $\overline{\text{RESET}}$ to be activated by a pushbutton switch. The switch is effectively debounced by the 140ms minimum reset pulse width. $\overline{\text{MR}}$ can be driven by an external logic line since it is TTL/CMOS compatible. The minimum $\overline{\text{MR}}$




Figure 5. Monitoring Both +3V/+3.3V and +12V




Figure 6. RESET Valid to GND Circuit

input pulse width is 500ns when V_{CC} = +3V and 150ns when V_{CC} = +5V. Leave $\overline{\text{MR}}$ unconnected or connect to V_{CC} when not used.

Power-Fail Comparator

The power-fail comparator can be used for various purposes because its output and noninverting input are not internally connected. The inverting input is internally connected to a 1.25V reference. The power-fail comparator has 10mV of hysteresis, which prevents repeated triggering of the power-fail output (PFO).



To build an early-warning power-failure circuit, use the power-fail comparator input (PFI) to monitor the unregulated DC supply voltage (see the *Typical Operating Circuits*). Connect the PFI to a resistive-divider network such that the voltage at PFI falls below 1.25V just before the regulator drops out. Use PFO to interrupt the μ P so it can prepare for an orderly power-down.

Regulated and unregulated voltages can be monitored by simply adjusting the PFI resistive-divider network values to the appropriate ratio. In addition, the reset signal can be asserted at voltages other that V_{CC} reset threshold, as shown in Figure 5. Connect PFO to MR to initiate a reset pulse when the 12V supply drops below a user-specified threshold (11V in this example) or when V_{CC} falls below the reset threshold.

Operation with +3V and +5V Supplies

The MAX706P/R/S/T, the MAX706AP/AR/AS/AT, and the MAX708R/S/T provide voltage monitoring at the reset threshold (2.63V to 3.08V) when powered from either +3V or +5V. These devices are ideal in portable-instrument applications where power can be supplied from either a +3V battery or an AC-DC wall adapter that generates +5V (a +5V supply allows a μ P or a microcontroller to run faster than a +3V supply). With a +3V supply, these ICs consume less power, but output drive capability is reduced, the MR to RESET delay time increases, and the MR minimum pulse width increases. The *Electrical Characteristics* table provides specifications for operation with both +3V and +5V supplies.

Ensuring a Valid RESET Output Down to V_{CC} = 0V

When V_{CC} falls below 1V, the MAX706R/S/T, MAX706AR/AS/AT, and MAX708R/S/T RESET output no longer sinks current; it becomes an open circuit. High-impedance, CMOS logic inputs can drift to undetermined voltages if left as open circuit. If a pulldown resistor is added to the RESET pin , as shown in Figure 6, any stray charge or leakage current will flow to ground, holding RESET low. Resistor value R is not critical, but it should not load RESET and should be small enough to pull RESET and the input it is driving to ground. 100k Ω is suggested for R1.

Applications Information

Adding Hysteresis to the Power-Fail Comparator

Hysteresis adds a noise margin to the power-fail comparator and prevents repeated triggering of the \overline{PFO} when V_{IN} is near the power-fail comparator trip point. Figure 7 shows how to add hysteresis to the power-fail comparator. Select the ratio of R1 and R2 such that PFI

VIN +3V/+3.3V Vcc *Μ*ΛΧΙ*Μ* C1* MAX706_ MAX708R/S/T R3 PFO GND ΤΟ μΡ Ŧ *OPTIONAL +3V/+3.3V PFO ٥v ٥V V_L V_{TRIP} V_H VIN $V_{\text{TRIP}} = 1.25 \left(\frac{(\text{R1} + \text{R2})}{2} \right)^2$ $\left(\frac{\text{R3} + \text{R2}}{\text{R2} \times \text{R3}}\right)$ R1) V_L = 1.25 + R1 $\left(\frac{1.25}{\text{R2}} - \frac{\text{V}_{\text{CC}} - 1.25}{\text{R3}}\right)$ V_H = 1.25 (1 +

Figure 7. Adding Hysteresis to the Power-Fail Comparator




Figure 8. Monitoring a Negative Voltage

MAX706P/R/S/T, MAX706AP/AR/AS/AT, MAX708R/S/

sees 1.25V when V_{IN} falls to the desired trip point (V_{TRIP}). Resistor R3 adds hysteresis. R3 will typically be an order of magnitude greater than R1 and R2. The current through R1 and R2 should be at least 1µA to ensure that the 25nA (max) PFI input current does not shift the trip point significantly. R3 should be larger than 10k Ω to prevent it from loading down the PFO pin. Capacitor C1 adds noise rejection.

Monitoring a Negative Voltage

The power-fail comparator can be used to monitor a negative supply voltage using the circuit of Figure 8. When the negative supply is valid, <u>PFO</u> is low. When the negative supply voltage drops, <u>PFO</u> goes high. This circuit's accuracy is affected by the PFI threshold tolerance, the V_{CC} voltage, and resistors R1 and R2.

Bypassing Vcc

For noisy systems, bypass V_{CC} with a 0.1 μF capacitor to GND.

PART†	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX706PEUA	-40°C to +85°C	8 µMAX	U8-1
MAX706PMJA	-55°C to +125°C	8 CERDIP*	J8-2
MAX706RCPA	0°C to +70°C	8 Plastic Dip	P8-1
MAX706RCSA	0°C to +70°C	8 SO	S8-2
MAX706RCUA	0°C to +70°C	8 µMAX	U8-1
MAX706REPA	-40°C to +85°C	8 Plastic Dip	P8-1
MAX706RESA	-40°C to +85°C	8 SO	S8-2
MAX706REUA	-40°C to +85°C	8 µMAX	U8-1
MAX706RMJA	-55°C to +125°C	8 CERDIP*	J8-2
MAX706SCPA	0°C to +70°C	8 Plastic Dip	P8-1
MAX706SCSA	0°C to +70°C	8 SO	S8-2
MAX706SCUA	0°C to +70°C	8 µMAX	U8-1
MAX706SEPA	-40°C to +85°C	8 Plastic Dip	P8-1
MAX706SESA	-40°C to +85°C	8 SO	S8-2
MAX706SEUA	-40°C to +85°C	8 µMAX	U8-1
MAX706SMJA	-55°C to +125°C	8 CERDIP*	J8-2
MAX706TCPA	0°C to +70°C	8 Plastic Dip	P8-1
MAX706TCSA	0°C to +70°C	8 SO	S8-2
MAX706TCUA	0°C to +70°C	8 µMAX	U8-1
MAX706TEPA	-40°C to +85°C	8 Plastic Dip	P8-1
MAX706TESA	-40°C to +85°C	8 SO	S8-2
MAX706TEUA	-40°C to +85°C	8 µMAX	U8-1
MAX706TMJA	-55°C to +125°C	8 CERDIP*	J8-2
MAX706APEPA	-40°C to +85°C	8 Plastic Dip	P8-1
MAX706APESA	-40°C to +85°C	8 SO	S8-2
MAX706APEUA	-40°C to +85°C	8 µMAX	U8-1
MAX706AREPA	-40°C to +85°C	8 Plastic Dip	P8-1
MAX706ARESA	-40°C to +85°C	8 SO	S8-2
MAX706AREUA	-40°C to +85°C	8µMAX	U8-1
MAX706ASEPA	-40°C to +85°C	8 Plastic Dip	P8-1

Ordering Information (continued)


PIN- PACKAGE 8 SO 8 μΜΑΧ 8 Plastic Dip 8 SO 8 μΜΑΧ 8 SO 8 μΜΑΧ 8 Plastic Dip 8 SO	PKG CODE S8-2 U8-1 P8-1 S8-2 U8-1 P8-1 S8-2 U8-1 P8-1
 8 µMAX 8 Plastic Dip 8 SO 8 µMAX 8 Plastic Dip 8 SO 8 µMAX 8 Plastic Dip 8 SO 8 µMAX 8 Plastic Dip 	U8-1 P8-1 S8-2 U8-1 P8-1 S8-2 U8-1
 8 Plastic Dip 8 SO 8 µMAX 8 Plastic Dip 8 SO 8 µMAX 8 Plastic Dip 8 Plastic Dip 	P8-1 S8-2 U8-1 P8-1 S8-2 U8-1
 8 SO 8 µMAX 8 Plastic Dip 8 SO 8 µMAX 8 Plastic Dip 	S8-2 U8-1 P8-1 S8-2 U8-1
 8 µMAX 8 Plastic Dip 8 SO 8 µMAX 8 Plastic Dip 	U8-1 P8-1 S8-2 U8-1
8 Plastic Dip 8 SO 8 µMAX 8 Plastic Dip	P8-1 S8-2 U8-1
8 SO 8 µMAX 8 Plastic Dip	S8-2 U8-1
8 µMAX 8 Plastic Dip	U8-1
8 Plastic Dip	
	P8-1
8 SO	
000	S8-2
8 µMAX	U8-1
8 CERDIP*	J8-2
8 Plastic Dip	P8-1
8 SO	S8-2
8 µMAX	U8-1
8 Plastic Dip	P8-1
8 SO	S8-2
8 µMAX	U8-1
8 CERDIP*	J8-2
8 Plastic Dip	P8-1
8 SO	S8-2
8 µMAX	U8-1
8 Plastic Dip	P8-1
8 SO	S8-2
8 µMAX	U8-1
8 CERDIP*	J8-2
	 8 CERDIP* 8 Plastic Dip 8 SO 8 μMAX 8 Plastic Dip 8 SO 8 μMAX 8 CERDIP* 8 Plastic Dip 8 SO 8 μMAX 8 Plastic Dip 8 SO 8 μMAX


[†]SO, μMAX, and PDIP packages are available in lead-free. *Contact factory for availability and processing to MIL-STD-883. **Future product—contact factory for availability.

_Chip Information

PROCESS: CMOS








MAX706P/R/S/T, MAX706AP/AR/AS/AT, MAX708R/S/T


Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)




Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)




_Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 _

© 2006 Maxim Integrated Products Printed USA MAXIM is a registered trademark of Maxim Integrated Products, Inc.